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 A stepper motor is an electro mechanical device that can convert electrical 
pulses to the axis of movement. The finding problem in the movement of  
a stepper motor is cannot respond to the clock signal directly because  
the motor windings require a clock (sequence) in the correct order.  
If the control signal given is not correct, the motor is not moving according 
to the specified precision. To answer these problems, it is necessary to move 
the stepper motor with a clock signal that works in real time. The research 
method is done by designing and testing the stepper motor movement in full 
step and half step with the direction of Clock Wise (CW) and Counter Clock 
Wise (CCW) movement. These are simulated by using FPGA Isim and 
implementation using a stepper motor. The results of several experiments 
have been carried out the stepper motor movement degree according to  
the input value entered, responding timely movement, and the direction of 
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Stepper motors are used in various industrial applications where low power is required and low 
speed, torque, fast dynamics and precise positioning are important factors, for example in medical 
applications for accurate medicament dosage with peristaltic pumps or pipettes and as motion control 
actuators in dialysis equipment [1]. The main utilization of stepper motors is positioning of stepper motor 
rotor with required precision. Stepper motor is suitable primarily for tasks where the precision is very 
important factor. Stepper motors are electromechanical incremental devices that convert electric pulses to 
shaft motion. The basic operation of the stepper motor allows the shaft to move a precise number of degrees 
each time a control pulse is sent to the motor. Stepper motor can be a good choice whenever controlled 
movement is required [2]. 
The problems found in the movement of the stepper motor are unable to respond to the clock signal 
directly because the motor winding requires a clock in the correct sequence, if the control signal given is not 
correct then the motor does not move or move is not in accordance with the precision of the degree of 
movement Already specified. However, to meet relative high performance applications, stepper motor 
performance needs to be further improved. Due to stepper motors’ specific design, they can reach relatively 
high linearity even at open loop operation. The angular position error is the difference between the reference 
angular position and the angular position of the rotor [3]. Stepper motor is an electro-mechanical device that 
can convert electrical pulses to the movement shaft. The Parallel processing power of FPGA is utilized here 
to implement multiple stepper motor controls [4]. Due to the fact that the flexibility and high performance of 
Field programmable gate array (FPGA), it has been widely used on the hardware implementation of 
controller, some examples are about the design of the PID controller [5-7]. FPGA has a small error correction 
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and is free to be implemented in various algorithms [8-10]. FPGA have higher processing speed, offer fast 
time to market, low design/manufacturing cost and risk, extremely high processing performance and 
programmability [11-15]. Xilinx Ise 14.5 in this research is used to create a program with VHDL (Very high 
speed integrated Hard Language Description Language) type and FPGA Isim is used to test and simulate 
the coded program that has been prepared [16-20]. The hardware description language(HDL) is used in 
FPGA to communicate with hardware which is very easily interfaced with them, Logic gates are used in 
FPGA as a memory blocks, these logic gates are interconnected with each other due to these feature it 
performs complex functions and compute fast response [21-25]. The trial is the first step in the process of 
producing the right motor movement and real time. Therefore, the researcher simulation and test the 
movement of stepper motor used simulinkIsim FPGA and application of stepper motor circuit. 
 
 
2. RESEARCH METHOD  
2.1.  Stepper motor design movement 
The basic concept before doing the program design (coding) and testing motor movements first 
determine the path systematically. The following are the software simulation stages. Figure 1 is a block 
diagram of the program implementation process that has been determined, the process of running 
the program in the process of synthesizing XST to check program errors, then looking at the RTL, 






Figure 1. Block diagram before simulation and testing 
 
 
2.2.  UCF motor movement design stepper 
The design of the stepper motor UCF program aims to declare input variables and output variables 
tailored to the LOC of the buttons and pins used on the Spartan 3E FPGA device. Here's a picture Figure 2 
program listing. Figure 2 is a configuration of the use of pins and buttons between the Spartan 3E FPGA with 
stepper motor driver. Code net is used to define variables in the VHDL and code LOC programs to describe 





Figure 2. UCF motor stepper program design 
Int J Elec & Comp Eng  ISSN: 2088-8708  
 
Stepper motor movement design based on FPGA (Freddy Artadima Silaban) 
153 
2.3.  Method 
The device generally consists of several blocks: the input block, the process block, and the output 
block, the overall system block diagram can be shown in Figure 3. Figure 3 consists of several blocks: 
the input block, the process block, and the output block. The input block consists of several variables: 
FS (Full Step), HS (Half Step), CW (Clock Wise), CCW (Counter Clock Wise), Step_En (Step Enable), 
and Rst (Reset). The function of the variable to determine the input value to be sent on the process block. 
The interface block is a process block consisting of program encoding algorithm and for simulation using 
Isim FPGA to generate digit bit value then configure target device which function to flash program into 
FPGA. To block the output (output) is obtained from the stepper motor driver where the input value is 





Figure 3. Block movement simulation results stepper 
 
 
2.4.  Synthesize –XST 
The synthesize process aims to translate sequences of programs from the VHDL language into  
an IC-shaped schematic. Synthesize process is complete then View RTL Synthesize can be displayed,  
as shown below Figure 4. Figure 4 is composed of several schematic block form ICs equipped with the name 
of each pin. The blocks are translated from behavioral program blocks which consist of Clk, CW_CCW, 
FS_HS (Full Step / Half Step), Rst (Reset), and Step_En (Step Enable) input pins, while the output pins are 
O1, O2, O3, and O4. Step Enable serves to allow the driver to accept commands to move the motor. Clock 





Figure 4. Results process synthesize program 
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3. RESULTS AND ANALYSIS  
3.1.  Implementation phase 
The purpose of translation implemantation is to check, and translate the program into series in  
the form of IC. Figure 5 is a sequence of design composers simulating the movement of stepper motors with  
the direction of CW (Clock Wise) and CCW (Counter Clock Wise), composed of several logic gates and 
flip-flop circuit. The digital logic gates that make up the digital IC stepper are the AND logic gate, the logic 
gate of OR logic, the NOR logic gate, and the D Flip-flop. Flip-flop serves to store information as well as 
calculate the beat and synchronize variable time signal input for some of the time signal that is referenced. 
Arrangement of digital logic circuit ie 21 slot flip-flop gate, number 4 input LUTs 17, Occupied Slice 17, 





Figure 5. Block of stepper motor simulator composer 
 
 
3.2.  Test movement motor stepper status full1 
Testing at this stage is a simulation where the value of Full1 (0111) serve as the input value to move 
the stepper motor and the result as shown in Figure 6. Figure 6 shows that the value used as input is the value 
of full1 0111. If the value fs_hs = 1 and cw_ccw = 0 the motor moves half step with the clockwise direction. 
The values at the output are o1 = 0, o2 = 0, o3 = 1, and o4 = 1. 
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Figure 6. Movement simulation of half1 stepper motion 
 
 
3.3.  Test movement motor stepper status half1 
Testing at this stage is a simulation where the value of Half1 (0011) serves as the input value to 
move the stepper motor and the result as shown in Figure 7 below. Figure 7 shows that the value used as 
input is the value of half1 is 0011. If the value of fs_hs = 0 and cw_ccw = 0 the motor moves full step with 





Figure 7. Movement simulation movement stepper full2 
 
 
3.4.  Test movement motor stepper status reset 
Stepper motor step testing starts from the input reset status where the value of input = 0, if reset = 0 
the motor is not moving and LED status off, as in Figure 8 below. Figure 8 shows that the motor can not 





Figure 8. Status LED Off 
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3.5.  Test movement motor stepper status full1  
Next test stepper motor movement with the input case value is full1 = 0111 and the result as shown 
Figure 9. Figure 9 is a simulation result of movement of stepper motor with case full1. The result of 
movement is half step with the output value 0011 and led live is DC while BA status is off. The degree of 
producing movement is 45
0





Figure 9. Status LED D and C On 
 
 
3.6.  Test movement motor stepper status half1 
Next test stepper motor movement with the input case value is half1 = 0011 and the result as shown 
Figure 10. Figure 10 is a simulation result of movement of stepper motor with case half1. Result of 
movement resulted is Full step with value of output 1011 and led C is alive while ABD status is off.  
The degree of producing movement is 180
0





Figure 10. Status of LED C On 
 
 
3.7.  Test movement motor stepper status full4 
The next step is the movement of the stepper motor with a case input value of Full4 = 1110 and  
the results as shown in Figure 11. Figure 11 is the simulation results of the stepper motor movement with 
the Full4 case. The result of movement is half step with the output value 0110 and led that live, namely AD 
while BC status off. The degree of producing movement is 360
0
 in a clockwise direction. Furthermore, 
if the direction of motor movement is anticlockwise, the motion of the stepper motor becomes full1 with 
the output value of 0111 with LED D status on, as shown in Figure 12. 
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Figure 12. Status of LED D on 
 
 
3.8.  Summary of motion step motion simulation  
Having obtained the results of simulation testing can be made summary of values and direction as 
the Table 1. Based on Table 1 is summary of the degree values and the direction of movement of the stepper 
motor is obtained begin from 0 degrees until to 360 degrees moving in accordance with a predetermined 
degree and moving in accordance with the direction specified. Overall the movement of the stepper motor 
works in real time. 
 
 
Table 1. Summary of stepper motor movement simulation value 
Case EN 
Motion Direction Input Value Output Value 
Level 
FS HS CW CCW In1 In2 In3 In4 O1 O2 O3 O4 
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0° 
Full1 1 0 - - 1 0 1 1 1 0 1 1 1 90° 
Half1 1 0 - 0 - 0 0 1 1 1 0 1 1 180° 
Half1 1 0 - - 1 0 0 1 1 0 1 1 1 90° 
Full2 1 - 1 0 - 1 0 1 1 1 0 0 1 135° 
Full2 1 0 - - 1 1 0 1 1 1 1 0 1 270° 
Half2 1 0 - 0 - 1 0 0 1 1 1 0 1 270° 
Half2 1 0 - - 1 1 0 0 1 0 1 1 1 90° 
Full3 1 - 1 0 - 1 1 0 1 1 1 0 0 225° 
Full3 1 0 - - 1 1 1 0 1 1 1 1 0 360° 
Half3 1 0 - 0 - 1 1 0 0 1 1 1 0 360° 
Half3 1 0 - - 1 1 1 0 0 1 1 0 1 270° 
Full4 1 - 0 0 - 1 1 1 0 0 1 1 0 315° 
Full4 1 0 - - 1 1 1 1 0 0 1 1 1 90° 
Half4 1 0 - 0 - 0 1 1 0 0 1 1 1 90° 
Half4 1 0 0 - 1 0 1 1 0 1 1 1 0 360° 
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4. CONCLUSION 
Provide a statement that what is expected, as stated in the "Introduction" chapter can ultimately 
Based on the results of program design and simulation testing obtained at the time of research, it can be 
concluded as follows: 
a. From the results of this study obtained the arrangement of digital logic circuit that are slips flip-flop 21 
gates, number 4 input LUTs as much 17, Occupied Slice as much as 17, total 4 input LUTs as much 33, 
number BOBs IOBs as much as 9, and number of BUFGUMXs 1. 
b. Simulation results of motor movement testing is that if the value at the input reset = 0 then the stepper 
motors can not move in accordance with the predetermined degree. If the input value is given 0111, fs_hs 
= 1, and cw_ccw = 0 the motor moves half step clockwise. The values at the output are o1 = 0, o2 = 0, o3 
= 1, and o4 = 1. If input variable fs_hs gave the value = 0, the motor move full stepp. If the input value is 
0011, fs_hs = 0, and cw_ccw = 0 the motor moves full step clockwise. The value at the output is o1 = 1, 
o2 = 0, o3 = 1, and o4 = 1. If the input value is 1011, fs_hs = 1, and cw_ccw = 0 the motor moves half 
step clockwise. The value at the output is o1 = 1, o2 = 0, o3 = 0, and o4 = 1. If the input value is 1001, 
fs_hs = 0, and cw_ccw = 0 the motor moves full step clockwise. The value at the output is o1 = 1, o2 = 1, 
o3 = 0, and o4 = 1. If the input value is 1101, fs_hs = 1, and cw_ccw = 0 the motor moves half step 
clockwise. The value at the output is o1 = 1, o2 = 1, o3 = 0, and o4 = 0. If the input value is 1100, fs_hs = 
0, and cw_ccw = 0 the motor moves full step clockwise. The value at the output is o1 = 1, o2 = 1, o3 = 1, 
and o4 = 0. If the input value is 1110, fs_hs = 1, and cw_ccw = 0 the motor moves half step clockwise. 
The value at the output is o1 = 0, o2 = 1, o3 = 1, and o4 = 0. If the input value is 0110, fs_hs = 0, 
and cw_ccw = 0 the motor moves full step clockwise. The value at the output is o1 = 0, o2 = 1, o3 = 1, 
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